

AD A memory device having multiple interfaces enables use of a proprietary interface during device operation while allowing programming of the device through a programming interface that may be released to motherboard manufacturers. Having separate interfaces allows a memory device manufacturer to withhold a device interface specification from tool enabling customers such as BIOS programmers.

Please replace the paragraph beginning at page 12, line 20 and ending at page 13, line 7 with the following:

Figure 6 illustrates one embodiment of interface selection circuitry.

Av Memory device 650 includes selection circuitry coupled to the pads of the device for switching between multiple device interfaces. In one embodiment, the selection circuitry coupled to pad 609, for example, includes control multiplexer 680 and drivers 684, 686, and 688. In one embodiment, drivers 684, 686, and 688 may be coupled to different control function circuitry within memory device 650. For example, driver 686 may be coupled to chip enable circuitry 687 used during testing; driver 688 may be coupled to row / column address selection circuitry 689 to toggle between a low and high order address during programming; and driver 684 may be coupled to clock circuitry 685 used during in-system device operations. Two configuration lines 639 and 602 are coupled to control multiplexer 680 and used to select between the multiple interfaces containing the different device functions.

#### IN THE CLAIMS

Please cancel claims 1-20 without prejudice.

Please add the following new claims:

Rule 1.126

19.

21. (New) A memory device, comprising a plurality of different interfaces to operate the memory device in a plurality of different modes.

Rule 1.126

20.

19

22. (New) The memory device of claim 21, further comprising a configuration device to select among the plurality of different interfaces.

Rule 1.126

21.

20

23. (New) The memory device of claim 22, wherein the plurality of different interfaces comprises:

a test interface to test the memory device for defects;

a programming interface to program the memory device with a code; and

an operation interface to operate the memory device in an operation mode.

Rule 1.126

22.

21

24. (New) The memory device of claim 23, wherein the memory device is a flash memory and the test interface is a standard flash memory interface.

Rule 1.126

23.

21

25. (New) The memory device of claim 23, wherein the operation interface is a proprietary interface.

Rule 1.126

24.

20

26. (New) The memory device of claim 22, wherein the configuration device comprises:

a plurality of drivers, each of the plurality of drivers coupled

between a device pad and a device circuit, each of the plurality of drivers

having a control input; and

75  
10/3/01

6 a multiplexer coupled to the control input of each of the plurality of  
7 drivers to select one of the plurality of drivers.

Rule 1.124

1 ~~25.~~ <sup>24</sup> (New) The memory device of claim ~~26~~, wherein the plurality of  
2 different interfaces comprises:

3 a test interface to test the memory device for defects;

4 a programming interface to program the memory device with a  
5 code; and

A12

6 an operation interface to operate the memory device in an  
7 operation mode.

Rule 1.124

1 ~~26.~~ <sup>26</sup> (New) A component board, comprising:  
2 a processor; and  
3 a memory device coupled with the processor, the memory device  
4 comprising a plurality of different interfaces to operate the memory  
5 device in a plurality of different modes.

Rule 1.124

1 ~~27.~~ <sup>26</sup> (New) The component board of claim ~~28~~, further comprising a  
2 configuration device to select among the plurality of different interfaces.

Rule 1.124

1 ~~28.~~ <sup>27</sup> (New) The component board of claim ~~29~~, wherein the configuration  
2 device comprises:

3 a plurality of drivers, each of the plurality of drivers coupled  
4 between a device pad and a device circuit, each of the plurality of drivers  
5 having a control input; and

6 a multiplexer coupled to the control input of each of the plurality of  
7 drivers to select one of the plurality of drivers.

8-5  
10/30/1

Rule 1.126

24.

31.

28

1 (New) The component board of claim 30, wherein the plurality of  
2 different interfaces comprises:  
3 a test interface to test the memory device for defects;  
4 a programming interface to program the memory device with a  
5 code; and  
6 an operation interface to operate the memory device in an  
7 operation mode.

A12

Rule 1.126

30.

32.

29

2 (New) The component board of claim 31, wherein the memory  
3 device is a flash memory, the test interface is a standard flash memory  
4 interface, and the operation interface is a proprietary interface.

Rule 1.126

31.

33.

27

1 (New) The component board of claim 29, wherein the memory  
2 device is a BIOS memory.

Rule 1.126

32.

34.

1 (New) A computer system, comprising:  
2 a peripheral device; and  
3 a system board coupled to the peripheral device, the system board  
4 comprising:  
5 a processor; and  
6 a memory device coupled with the processor, the memory  
7 device comprising a plurality of different interfaces to operate the  
8 memory device in a plurality of different modes.

Rule 1.126

33.

35.

32

1 (New) The computer system of claim 34, further comprising a  
2 configuration device to select among the plurality of different interfaces.